Intellectual Property Navigator

Improved STT-RAM L3 Caches Using Obstruction-Aware Cache Management

ID# 2012-3989
View of STT-RAM Cell

Technology Summary

The disclosed invention describes an obstruction-aware cache management policy (OAP) to improve the performance and power efficiency of STT-RAM L3 caches. OAP adds monitors to the conventional cache architecture to periodically detect LLC-obstruction processes. LLC-obstruction processes are defined as workloads that cause significant degradation in the STT-RAM L3 based system. Based on the detection result, OAP controls L3 cache accesses from different processes to circumvent the obstructions.

Application & Market Utility

Enhances STT-RAM L3 cache performance; offsets the performance loss from asymmetric read/write. Technique allows for smaller area and lower energy consumption. STT-RAM L3 caches become an attractive option for future system design. A projected 4-core system (selected experimental subject) has its performance improved by an average of 14% and its energy consumption reduced by 64%. Covered by issued US Patent 9,223,716.

Generate PDF

Have more questions?

Please contact the Penn State Office of Technology Management.


814-865-6277
otminfo@psu.edu